Yüksek Lisans Tezleri
Permanent URI for this communityhttps://hdl.handle.net/20.500.12416/57
Browse
Browsing Yüksek Lisans Tezleri by Department "Çankaya Üniveristesi, Fen Bilimleri Enstitüsü, Elktronik ve Haberleşme Mühendisliği Ana Bilim Dalı"
Now showing 1 - 1 of 1
- Results Per Page
- Sort Options
Master Thesis Digital implementation of trigonometric functions via FPGA devices(Çankaya Üniversitesi, 2017) Ahmad, Shakir SalmanAs the technology improves, the importance of dynamic hardware design gains more and more attention in the scientific world. FPGA devices are used for digital circuit design purposes, and recently a significant improvement has been observed in FPGA technology. Many communication systems employed in wireless and satellite systems employ FPGAs. Trigonometric functions, such as sine or cosine, are vital components of communication systems. With the invention of coordinate rotation digital computer, i.e., CORDIC in short, algorithm in 1956, it became possible to generate the trigonometric functions in digital devices, such as calculators, microcontrollers, and electronic chips etc. In this thesis work, we first implement the CORDIC algorithm in MATLAB environment, and analyze the iteration number of the algorithm considering the accuracy of the calculated sine or cosine value. Next, we implement the CORDIC algorithm in FPGA environment using the VHDL programming language. For this purpose, we used the FGPA board involving SPARTAN-3 FPGA chip produced by the XILINX company. Later, we followed an alternative approach for the generation of sine signal. For this purpose, we generated 1Hz sine signal in MATLAB and considering the ratio among sine samples, we generated an integer sequence keeping approximately the same ratio among samples, and using this integer sequence we generated sine signal in FPGA platform and using the D/A converter, we observed the generated sine signal on OSCILLOSCOPE screen. With this alternative approach, it became possible to generate sine signal with any frequency and much less hardware complexity. To generate different sine signals with different frequencies, we divide the clock of the FPGA device by a desired amount and use it while sending the sine samples to the output port.